



# 正基科技股份有限公司

## SPECIFICATION

PRODUCT NAME : AP5236

REVISION : 1.0

DATE : JAN 8<sup>th</sup>, 2019

Customer APPROVED	
Company	
Representative Signature	

PREPARED	REVIEW		APPROVED	DCC ISSUE
	PM	QA		





# 正基科技股份有限公司



## AP5236 Data Sheet

Address:

3F., No.15-1 Zhonghua Rd, Hsinchu Industrial Park, Hukou, Hsinchu,  
Taiwan, 30352

Website:

<http://www.ampak.com.tw>



# Revision

Revision	Date	Description	Revised By
1.0	2019 / 01 / 08	- Preliminary	Harry

AMPAK  
Confidential


# Contents

<b>1. Introduction</b> .....	<b>2</b>
1.1 Overview .....	2
1.2 Product Features .....	3
<b>2. General Specification</b> .....	<b>4</b>
2.1 General Specification .....	4
2.2 DC Characteristics .....	4
2.2.1 Absolute Maximum Ratings .....	4
2.2.2 Recommended Operating Rating .....	4
<b>3. Wi-Fi RF Specification</b> .....	<b>5</b>
3.1 2.4GHz RF Specification .....	5
<b>4. Bluetooth Specification</b> .....	<b>7</b>
4.1 Bluetooth Specification .....	7
<b>5. Pin Definition</b> .....	<b>8</b>
5.1 Pin Outline .....	8
5.2 Pin Assignment .....	9
<b>6. Dimensions</b> .....	<b>10</b>
6.1 Module Dimensions .....	10
6.2 Recommended Footprint .....	11
<b>7. External clock reference</b> .....	<b>12</b>
<b>8. Host Interface Timing Diagram</b> .....	<b>13</b>
8.1 Power-up Sequence Timing Diagram .....	13
8.2 SDIO Pin Description .....	15
8.3 SDIO Default Mode Timing Diagram .....	16
8.4 SDIO High Speed Mode Timing Diagram .....	17
8.5 UART Interface Timing .....	18
<b>9. Recommended Reflow Profile</b> .....	<b>22</b>
<b>10. Package Information</b> .....	<b>23</b>
10.1 Label .....	23
10.2 Dimension .....	24
10.3 MSL Level / Storage Condition .....	26

# 1. Introduction

## 1.1 Overview

AMPAK Technology would like to announce a low-cost and low-power consumption module which has all of the Wi-Fi and Bluetooth functionalities. The highly integrated module makes the possibilities of web browsing, VoIP, Bluetooth headsets and other applications. With seamless roaming capabilities and advanced security, also could interact with different vendors' 802.11b/g/n Access Points in the wireless LAN. The wireless module complies with IEEE 802.11 b/g/n standard and it can achieve up to a speed of 72.2Mbps with single stream in 802.11n draft, 54Mbps as specified in IEEE 802.11g, or 11Mbps for IEEE 802.11b to connect to the wireless LAN. The integrated module provides SDIO interface for Wi-Fi, UART / PCM interface for Bluetooth. This compact module is a total solution for a combination of Wi-Fi + BT technologies. The module is specifically developed for Smart phones and Portable devices. A simplified block diagram of the module is depicted in the figure below.



## 1.2 Product Features

- 802.11b/g/n single-band radio
- Bluetooth V4.2(HS) with integrated Class 1.5 PA and Low Energy (BLE) support
- Concurrent Bluetooth, and WLAN operation
- Simultaneous BT/WLAN receive with single antenna
- WLAN host interface options:
  - SDIO v2.0 — up to 50 MHz clock rate
- BT host digital interface:
  - UART (up to 4 Mbps)
- IEEE Co-existence technologies are integrated die solution
- ECI — enhanced coexistence support, ability to coordinate BT SCO transmissions around WLAN receives

AMPAK  
Confidential



## 2. General Specification

### 2.1 General Specification

Model Name	AP5236
Product Description	Support WiFi/Bluetooth functionalities
Dimension	L x W : 6.5 x 5 (Typ.)mm 、 H : 1.1 (Max.) mm
WiFi Interface	SDIO 2.0
BT Interface	UART / PCM
Operating temperature <sup>a</sup>	-30°C to 65°C
Storage temperature	-40°C to 85°C
Humidity	Operation : less than 85%
	Storage : less than 60%

Note:

a. Functionality is guaranteed across this range of temperature. Optimal RF performance as specified in the data sheet, however, is guaranteed only for -10°C to 55°C.

### 2.2 DC Characteristics

#### 2.2.1 Absolute Maximum Ratings

Symbol	Description	Min.	Max.	Unit
VBAT	Input supply Voltage	-0.5	4.5	V
VDDIO	Digital/Bluetooth/SDIO/ I/O Voltage	-0.5	3.6	V

#### 2.2.2 Recommended Operating Rating

The module requires two power supplies: VBAT and VDDIO.

Voltage rails	Min.	Typ.	Max.	Unit
VBAT	3.0	3.3	3.6	V
VDDIO	1.7	3.3	3.6	V



The module requires two power supplies: other Digital I/O Pins.

For VDDIO=1.8V	Min.	Max.	Unit
Input low voltage / Input high voltage	$0.35 \times VDDIO$	$0.65 \times VDDIO$	V
Output low voltage/ Output high voltage @2mA	0.45	$VDDIO - 0.45$	V
For VDDIO=3.3V	Min.	Max.	Unit
Input low voltage / Input high voltage	0.80	2	V
Output low voltage/ Output high voltage @2mA	0.4	$VDDIO - 0.4$	V

## 3. Wi-Fi RF Specification

### 3.1 2.4GHz RF Specification

Conditions : VBAT=3.3V ; VDDIO=3.3V ; Temp:25°C

Feature	Description				
WLAN Standard	IEEE 802.11b/g/n & Wi-Fi compliant				
Frequency Range	2.400 GHz ~ 2.4835 GHz (2.4GHz ISM Band)				
Number of Channels	2.4GHz : Ch1 ~ Ch13				
Modulation	802.11b : DQPSK 、 DBPSK 、 CCK 802.11 g/n : OFDM /64-QAM 、 16-QAM 、 QPSK 、 BPSK				
<b>Output Power , tolerance <math>\pm 1.5</math> dB</b>					
<b>The transmit EVM quality &amp; spectrum mask are compliant with IEEE 802.11 standard</b>					
802.11b	1Mbps	2Mbps	5.5Mbps	11Mbps	
	17	17	17	17	
802.11g	6 、 9Mbps	12 、 18Mbps	24Mbps	36Mbps	48Mbps
	16	16	16	16	15
	54Mbps				
	15				
802.11n 20MHz	MCS0~2	MCS3	MCS4	MCS5	MCS6
	17	17	16	15	14
	MCS7				
	14				
Note : The specifications of RF output power are subject to change to fulfill the safety regulation and requirements in end-user product.					





Sensitivity, tolerance $\pm 2$ dB				
CCK modulation PER $\leq 8\%$ 、OFDM modulation PER $\leq 10\%$				
802.11b	Data Rate	Spec.(dBm)		
	1Mbps	-95		
	2Mbps	-92		
	5.5Mbps	-90		
	11Mbps	-88		
802.11g	Data Rate	Spec.(dBm)	Data Rate	Spec.(dBm)
	6Mbps	-89	24Mbps	-82
	9Mbps	-87	36Mbps	-79
	12Mbps	-86	48Mbps	-76
	18Mbps	-84	54Mbps	-73
802.11n_20MHz	Data Rate	Spec.(dBm)	Data Rate	Spec.(dBm)
	MCS0	-88	MCS4	-79
	MCS1	-86	MCS4	-75
	MCS2	-84	MCS6	-73
	MCS3	-82	MCS7	-71
Maximum Input Level	802.11b : -10 dBm			
	802.11g/n : -20 dBm			

## 4. Bluetooth Specification

### 4.1 Bluetooth Specification

Conditions : VBAT=3.3V ; VDDIO=3.3V ; Temp:25°C

Feature	Description	
<b>General Specification</b>		
Bluetooth Standard	Bluetooth V4.2 of 1, 2 and 3 Mbps.	
Host Interface	UART	
Frequency Band	2402 MHz ~ 2480 MHz	
Number of Channels	79 channels for classic	
Modulation	FHSS, GFSK, DPSK, DQPSK, 8DPSK	
<b>RF Specification</b>		
	<b>CL1 (dBm)</b>	<b>CL2 (dBm)</b>
BDR Output Power	6	2
EDR Output Power	4	2
LE Output Power	5	2
	<b>Typical.</b>	
Sensitivity @ BER=0.1% for GFSK (1Mbps)	-86 dBm	
Sensitivity @ BER=0.01% for $\pi/4$ -DQPSK (2Mbps)	-87 dBm	
Sensitivity @ BER=0.01% for 8DPSK (3Mbps)	-82 dBm	
Maximum Input Level	GFSK (1Mbps):-20dBm	
	$\pi/4$ -DQPSK (2Mbps) :-20dBm	
	8DPSK (3Mbps) :-20dBm	


Note\* : The Bluetooth output power is able to be configured by firmware (hcd file).



# 5. Pin Definition

## 5.1 Pin Outline

< TOP VIEW >



## 5.2 Pin Assignment



NO	Name	Type	Description
1	WL_BT_ANT	I/O	RF I/O port
2	GND	—	Ground connections
3	WL_REG_ON	I	WLAN device enable/disable pin
4	WL_HOST_WAKE	O	WLAN device to wake-up HOST
5	GND	—	Ground connections
6	XTAL_IN	I	Crystal input
7	XTAL_OUT	O	Crystal output
8	SDIO_DATA_CLK	I/O	SDIO clock line
9	SDIO_DATA_CMD	I/O	SDIO command line
10	SDIO_DATA_2	I/O	SDIO data line 2
11	SDIO_DATA_0	I/O	SDIO data line 0
12	SDIO_DATA_3	I/O	SDIO data line 3
13	SDIO_DATA_1	I/O	SDIO data line 1
14	LPO	I	External Low Power Clock input (32.768KHz)
15	VIN_LDO_OUT	P	Internal Buck voltage generation pin
16	VBAT	P	Main power voltage source input
17	SR_VLX	P	Internal Buck voltage generation pin
18	GND	—	Ground connections
19	VDDIO	P	I/O Voltage supply input
20	UART_TXD	O	Bluetooth UART interface
21	UART_RXD	I	Bluetooth UART interface
22	UART_CTS_N	I	Bluetooth UART interface
23	UART_RTS_N	O	Bluetooth UART interface
24	PCM_CLK	I/O	PCM clock
25	PCM_SYNC	I/O	PCM sync signal
26	PCM_OUT	O	PCM Data output
27	PCM_IN	I	PCM data input
28	BT_WAKE	I	HOST wake-up Bluetooth device
29	BT_HOST_WAKE	O	Bluetooth device to wake-up HOST
30	BT_REG_ON	I	Bluetooth device enable/disable pin
31	WL_GPIO1	I/O	WLAN GPIO
32	WL_GPIO2	I/O	WLAN GPIO



33	GND	—	Ground connections
34	GND	—	Ground connections
35	GND	—	Ground connections
36	GND	—	Ground connections
37	GND	—	Ground connections
38	GND	—	Ground connections
39	GND	—	Ground connections
40	GND	—	Ground connections

## 6. Dimensions

### 6.1 Module Dimensions




unit : mm


### PHYSICAL DIMENSIONS

## 6.2 Recommended Footprint

< TOP VIEW >



- Solder paste layer design is generally the same as recommended footprint.  
(錫膏層設計通常建議和焊墊尺寸相同)
- If soldering quality with good wetting on upright side is essential for PQC, how to optimize the aperture design in the stencil to adjust the amount of solder paste would be crucial. In addition, a kind of stencil design with stepped thickness in partial area would be considered if the thickness of stencil is about 0.1mm or thinner. Please optimize the stencil design by manufacture engineer or contact AMPAK FAE for assistance.  
(如果模組吃錫品質考量側面爬錫，如何優化鋼網開孔設計以調整適當的錫膏量是非常重要的。尤其鋼網的厚度大約是 0.1mm 或更薄時，可考慮局部加厚鋼網的設計。請諮詢製程工程師以優化鋼網的設計,或是聯絡正基科技技術支持團隊)。



## 7. External clock reference

External LPO signal characteristics

Parameter	Specification	Units
Nominal input frequency	32.768	kHz
Frequency accuracy	+/-200	ppm
Duty cycle	30 - 70	%
Input signal amplitude	200 to 3300	mV, p-p
Signal type	Square-wave or sine wave	-
Input impedance	>100k <5	$\Omega$ pF
Clock jitter (integrated over 300Hz – 15KHz)	<10000	ppm
Output high voltage	0.7V <sub>io</sub> - V <sub>io</sub>	V

Input signal amplitude follow VDDIO (1.8V or 3.3V)

External Ref\_CLK signal characteristics

No.	Item	Symb.	Electrical Specification				Remark
			Min.	Type	Max.	Units	
1	Nominal Frequency	F0	26.00000			MHz	
2	Mode of Vibration		Fundamental				
3	Frequency Tolerance	$\Delta F/F0$	-10	-	10	ppm	at 25°C±3°C
4	Operating Temperature Range	T <sub>OPR</sub>	-30	-	85	°C	
5	Frequency Stability	TC	-10	-	10	ppm	
6	Storage Temperature	T <sub>STG</sub>	-55	-	125	°C	
7	Load capacitance	CL	-	16		pF	
8	Equivalent Series Resistance	ESR	-	-	50	$\Omega$	
9	Drive Level	DL	-	100	200	$\mu$ W	
10	Insulation Resistance	IR	500	-	-	M $\Omega$	At 100V <sub>DC</sub>
11	Shunt Capacitance	C0	-	-	3	pF	
12	Aging Per Year	Fa	-2	-	2	ppm	First Year




## 8. Host Interface Timing Diagram

### 8.1 Power-up Sequence Timing Diagram

The module has signals that allow the host to control power consumption by enabling or disabling the Bluetooth, WLAN and internal regulator blocks. These signals are described below.

Additionally, diagrams are provided to indicate proper sequencing of the signals for various operating states. The timing value indicated are minimum required values: longer delays are also acceptable.


- ※ WL\_REG\_ON: Used by the PMU to power up the WLAN section. When this pin is high, the regulators are enabled and the WLAN section is out of reset. When this pin is low the WLAN section is in reset.
- ※ BT\_RST\_N: Low asserting reset for Bluetooth only. This pin has no effect on WLAN and does not control any PMU functions. This pin must be driven high or low (not left floating).




WLAN=ON, Bluetooth=ON








WLAN=OFF, Bluetooth=OFF



WLAN=ON, Bluetooth=OFF



WLAN=OFF, Bluetooth=ON



## 8.2 SDIO Pin Description

The module supports SDIO version 2.0 for 4-bit modes (100 Mbps), and high speed 4-bit (50 MHz clocks – 200 Mbps). It has the ability to stop the SDIO clock and map the interrupt signal into a GPIO pin. This ‘out-of-band’ interrupt signal notifies the host when the WLAN device wants to turn on the SDIO interface. The ability to force the control of the gated clocks from within the WLAN chip is also provided.


- ❖ Function 0 Standard SDIO function ( Max Block Size / Byte Count = 32B )
- ❖ Function 1 Backplane Function to access the internal System On Chip (SOC) address space ( Max Block Size / Byte Count = 64B )
- ❖ Function 2 WLAN Function for efficient WLAN packet transfer through DMA ( Max Block Size / Byte Count = 512B )

### SDIO Pin Description

SD 4-Bit Mode	
DATA0	Data Line 0
DATA1	Data Line 1 or Interrupt
DATA2	Data Line 2 or Read Wait
DATA3	Data Line 3
CLK	Clock
CMD	Command Line



### 8.3 SDIO Default Mode Timing Diagram




Parameter	Symbol	Minimum	Typical	Maximum	Unit
<b>SDIO CLK (All values are referred to minimum VIH and maximum VIL<sup>b</sup>)</b>					
Frequency-Data Transfer mode	f <sub>PP</sub>	0	-	25	MHz
Frequency-Identification mode	f <sub>OD</sub>	0	-	400	kHz
Clock low time	t <sub>WL</sub>	10	-	-	ns
Clock high time	t <sub>WH</sub>	10	-	-	ns
Clock rise time	t <sub>TLH</sub>	-	-	10	ns
Clock low time	t <sub>THL</sub>	-	-	10	ns
<b>Inputs: CMD, DAT (referenced to CLK)</b>					
Input setup time	t <sub>ISU</sub>	5	-	-	ns
Input hold time	t <sub>IH</sub>	5	-	-	ns
<b>Outputs: CMD, DAT (referenced to CLK)</b>					
Output delay time - Data Transfer mode	t <sub>ODLY</sub>	0	-	14	ns
Output delay time - Identification mode	t <sub>ODLY</sub>	0	-	50	ns

a. Timing is based on  $CL \leq 40\text{pF}$  load on CMD and Data.

b.  $\min(V_{ih}) = 0.7 \times V_{DDIO}$  and  $\max(V_{il}) = 0.2 \times V_{DDIO}$ .



## 8.4 SDIO High Speed Mode Timing Diagram



Parameter	Symbol	Minimum	Typical	Maximum	Unit
<b>SDIO CLK (All values are referred to minimum <math>V_{IH}</math> and maximum <math>V_{IL}</math><sup>b</sup>)</b>					
Frequency-Data Transfer mode	$f_{PP}$	0	-	50	MHz
Frequency-Identification mode	$f_{OD}$	0	-	400	kHz
Clock low time	$t_{WL}$	7	-	-	ns
Clock high time	$t_{WH}$	7	-	-	ns
Clock rise time	$t_{TLH}$	-	-	3	ns
Clock low time	$t_{THL}$	-	-	3	ns
<b>Inputs: CMD, DAT (referenced to CLK)</b>					
Input setup time	$t_{ISU}$	6	-	-	ns
Input hold time	$t_{IH}$	2	-	-	ns
<b>Outputs: CMD, DAT (referenced to CLK)</b>					
Output delay time - Data Transfer mode	$t_{ODLY}$	-	-	14	ns
Output hold time	$t_{OH}$	2.5	-	-	ns
Total system capacitance (each line)	CL	-	-	40	pF

a. Timing is based on  $CL \leq 40\text{pF}$  load on CMD and Data.


b.  $\min(V_{IH}) = 0.7 \times V_{DDIO}$  and  $\max(V_{IL}) = 0.2 \times V_{DDIO}$ .



## 8.5 UART Interface Timing

### Short Frame Sync, Master Mode

PCM Timing Diagram (Short Frame Sync, Master Mode)




PCM Interface Timing Specifications (Short Frame Sync, Master Mode)

Ref No.	Characteristics	Minimum	Typical	Maximum	Unit
1	PCM bit clock frequency	-	-	12	MHz
2	PCM bit clock low	41	-	-	ns
3	PCM bit clock high	41	-	-	ns
4	PCM_SYNC delay	0	-	25	ns
5	PCM_OUT delay	0	-	25	ns
6	PCM_IN setup	8	-	-	ns
7	PCM_IN hold	8	-	-	ns
8	Delay from rising edge of PCM_BCLK during last bit period to PCM_OUT becoming high impedance	0	-	25	ns



## Short Frame Sync, Slave Mode

PCM Timing Diagram (Short Frame Sync, Slave Mode)




PCM Interface Timing Specifications (Short Frame Sync, Slave Mode)

Ref No.	Characteristics	Minimum	Typical	Maximum	Unit
1	PCM bit clock frequency	-	-	12	MHz
2	PCM bit clock low	41	-	-	ns
3	PCM bit clock high	41	-	-	ns
4	PCM_SYNC setup	8	-	-	ns
5	PCM_SYNC hold	8	-	-	ns
6	PCM_OUT delay	0	-	25	ns
7	PCM_IN setup	8	-	-	ns
8	PCM_IN hold	8	-	-	ns
9	Delay from rising edge of PCM_BCLK during last bit period to PCM_OUT becoming high impedance	0	-	25	ns



## Long Frame Sync, Master Mode

### PCM Timing Diagram (Long Frame Sync, Master Mode)




### PCM Interface Timing Specifications (Long Frame Sync, Master Mode)

Ref No.	Characteristics	Minimum	Typical	Maximum	Unit
1	PCM bit clock frequency	-	-	12	MHz
2	PCM bit clock low	41	-	-	ns
3	PCM bit clock high	41	-	-	ns
4	PCM_SYNC delay	0	-	25	ns
5	PCM_OUT delay	0	-	25	ns
6	PCM_IN setup	8	-	-	ns
7	PCM_IN hold	8	-	-	ns
8	Delay from rising edge of PCM_BCLK during last bit period to PCM_OUT becoming high impedance	0	-	25	ns



## Long Frame Sync, Slave Mode

### PCM Timing Diagram (Long Frame Sync, Slave Mode)




### PCM Interface Timing Specifications (Long Frame Sync, Slave Mode)

Ref No.	Characteristics	Minimum	Typical	Maximum	Unit
1	PCM bit clock frequency	–	–	12	MHz
2	PCM bit clock low	41	–	–	ns
3	PCM bit clock high	41	–	–	ns
4	PCM_SYNC setup	8	–	–	ns
5	PCM_SYNC hold	8	–	–	ns
6	PCM_OUT delay	0	–	25	ns
7	PCM_IN setup	8	–	–	ns
8	PCM_IN hold	8	–	–	ns
9	Delay from rising edge of PCM_BCLK during last bit period to PCM_OUT becoming high impedance	0	–	25	ns





## 9. Recommended Reflow Profile



1. Referred to IPC/JEDEC standard
2. Peak Temperature :  $<260^{\circ}\text{C}>$
3. Cycle of Reflow : 2 times max.
4. Adding Nitrogen ( $\text{N}_2$ ) to implement 2000ppm or less of oxygen concentration during reflow process is recommended.
5. If the shelf time is exceeded, be sure baking step to remove the moisture from the component.


# 10. Package Information

## 10.1 Label

Label A → Anti-static and humidity notice



Label B → MSL caution / Storage Condition





Label C → Inner box label .




Label D → Carton box label .




## 10.2 Dimension





### 10.3 MSL Level / Storage Condition

	<p><b>Caution</b> This bag contains <b>MOISTURE-SENSITIVE DEVICES</b></p>	<p>LEVEL</p> <div style="border: 1px solid black; padding: 5px; display: inline-block;"> <p><b>4</b></p> </div>
		<p><small>If blank, see adjacent bar code label</small></p>
<p>1. Calculated shelf life in sealed bag: 12 months at &lt;math&gt;&lt;40^{\circ}\text{C}&lt;/math&gt; and &lt;math&gt;&lt;90\%&lt;/math&gt; relative humidity (RH)</p>		
<p>2. Peak package body temperature: <u>250</u> <math>^{\circ}\text{C}</math> <small>If blank, see adjacent bar code label</small></p>		
<p>3. After bag is opened, devices that will be subjected to reflow solder or other high temperature process must be</p>		
<p>a) Mounted within: <u>72</u> hours of factory conditions <small>If blank, see adjacent bar code label</small></p>		
<p><math>\leq 30^{\circ}\text{C}/60\% \text{ RH}</math>, or</p>		
<p>b) Stored per J-STD-033</p>		
<p>4. Devices require bake, before mounting, if:</p>		
<p>a) Humidity Indicator Card reads &gt;10% for level 2a-5a devices or &gt;60% for level 2 devices when read at <math>23 \pm 5^{\circ}\text{C}</math></p>		
<p>b) 3a or 3b are not met.</p>		
<p>5. If baking is required, refer to IPC/JEDEC J-STD-033 for bake procedure.</p>		
<p>Bag Seal Date: _____ <small>If blank, see adjacent bar code label</small></p>		
<p>Note: Level and body temperature defined by IPC/JEDEC J-STD-020</p>		